ARM Cortex R4F Manuale Utente Pagina 30

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 64
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 29
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 30
PSR: Program Status Register
Divided into three bit fields
Application Program Status Register (APSR)
Interrupt Program Status Register (IPSR)
Execution Program Status Register (EPSR)
Q-bit is the sticky saturarion bit and supports two rarely used
instructions (SSAT and USAT)
SSAT{cond} Rd, #sat, Rm{, shift}
EPSR holds the exception number is exception processing.
ICI/IT bits holds the state information of for IT block instructions or
instructions that are suspended during interrupt processing.
T bit is always 1 to indicate Thumb instructions.
Vedere la pagina 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 63 64

Commenti su questo manuale

Nessun commento